CS 493 – CA Lab Assignment 2

0
24

PROBLEM STATEMENT

Write s VHDL program to design a half adder.

SOURCE CODE

library IEEE;
use IEEE.STD_LOGIC_1164.ALL

entity half_adder is
Port ( a : in bit;
b : in bit;
cout : out bit;
sout : out bit);

end half_adder;

architecture Behavioral of half_adder is

begin

sout<= a xor b;
cout<= a and b

end Behavioral;

GRAPH

Download graph and rtl schematic diagram (black and white) in pdf and docx format from this gdrive link : https://rebrand.ly/cs493asgn2_3

**********************


LEAVE A REPLY

Please enter your comment!
Please enter your name here